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Neuron MOS Binary-Logic Integrated Circuits- 
Part I: Design Fundamentals and Soft- 
Hardware-Logic Circuit Implementation 
Tadashi Shibata, Member, IEEE, and Tadahiro Ohmi, Member, IEEE 
Abstract-In this part of the paper, we describe the funda- 
mental designing principles of binary-logic circuits using a 
newly developed highly functional device called Neuron MOS 
Transistor(vM0S). vMOS is a single MOS transistor simulating 
the function of biological neurons. In order to facilitate the logic 
design procedures employing this new-concept transistor, a 
graphical technique which we call Floating-Gate Potential Dia- 
gram has been developed. It is shown that any Boolean func- 
tions can be generated using a common circuit configuration of 
two-stage vMOS inverters. One of the most striking features of 
vMOS binary-logic application is the realization of a so-called 
Soft Hardware Logic Circuit. The circuit can represent any logic 
functions such as AND, OR, NAND, NOR, Exclusive-NOR, 
Exclusive-OR, etc., by adjusting external control signals with- 
out any modifications in its hardware configuration. The circuit 
allows us to build real-time reconfigurable systems. Test cir- 
cuits were fabricated by a double-polysilicon CMOS process 
and their operations were experimentally verified. 
I .  INTRODUCTION 
HE GENERAL direction of technological develop- T ment toward silicon ULSI (Ultra Large Scale Integra- 
tion) system implementation is the enhancement in the in- 
tegration density by miniaturizing physical dimensions of 
transistors. With such a scaling approach, however, a 
number of severe limitations are now being encountered 
in terms of the device performance and reliability [ 11, [2]. 
The problems arise mostly from the smallness of devices. 
In addition, long and entangled interconnections must be 
formed in order to establish mutual communications 
among a huge number of transistors on a chip. This also 
imposes a number of difficulties in terms of the routing 
design, multilevel interconnects formation, and circuit 
performance, and reliability [3]. 
We have developed a new functional MOS transistor 
called ‘‘neuron MOSFET (YMOS)” which simulates the 
function of biological neurons [4], [ 5 ] .  The device is a 
multi-input MOS transistor which accepts multiple input 
signals, calculates the weighted sum of all input signals, 
and then controls the on and off states of the transistor. 
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This function is exactly what is needed for an artificial 
neuron model to work [6] and the device is no doubt most 
suitable to construct neural networks [7]. In this study, 
however, we have intended to extract the maximum uti- 
lization of the very powerful functional capability of neu- 
ron MOSFET’s in the implementation of binary logic cir- 
cuits and to find solutions to the above mentioned 
problems. 
Then the purpose of the paper in two parts is to provide 
enough details concerning the YMOS binary-logic circuit 
design and the text is prepared in order to serve as a prac- 
tical guide for readers to design their own circuits. In Part 
I of the paper, the designing principles of YMOS logic 
circuits are explained using a graphical representation 
called Floating-gate Potential Diagram. Then the circuit 
of a new concept which we call Soft Hardware Logic Cir- 
cuit is introduced. The experimental verification of these 
circuit ideas is also presented. In Part I1 (to be published), 
we will deal with more practical issues such as the tech- 
niques of simplifying the circuit configuration and appli- 
cation to practical circuits like full adders and flash AID 
converters. The speed performance and noise margins of 
YMOS circuits will also be discussed in Part 11. 
11. NEURON MOSFET (vMOS)-A BRIEF REVIEW 
As shown in Fig. l(a), a YMOS is an ordinary 
MOSFET except that its gate electrode is made floating 
and that the potential of the floating gate (dF) is deter- 
mined via capacitive coupling with multiple input gates 
[4], [ 5 ] .  The floating-gate potential is given by 
CIV, + C,V* + - * * + C,V, 




cTOT = C C; 
x = o  
the total capacitance including Co. Here CO denotes the 
capacitance between the substrate and the floating gate, 
which can be well approximated by the gate oxide capac- 
itance provided that the inversion layer is formed under- 
neath the gate oxide [5].  The charge in the floating gate 
QF is taken 0, which is valid under thermal equilibrium 
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Fig. 1 .  (a) Symbolic representation of a neuron MOS transistor. (b) Neu- 
ron circuit composed of a complementary vMOS inverter and an ordinary 
CMOS inverter. (c) Photomicrograph of a C-vMOS inverter test circuit 
(16-input) fabricated by a double-polysilicon CMOS process. A conserv- 
ative safety design rule was employed, where the gate lengths of NMOS 
and PMOS were 6 and 3 pm, respectively, and the metal pitch was 6 pm 
line width and 3 pm space. 
and is easily achieved by UV erasing technique as will be 
shown in Part I1 of the paper (see Fig. 7). When +F is 
smaller than the threshold voltage of the transistor as seen 
from the floating gate (V&),  the transistor is off. When 
+F exceeds V+H, the transistor turns on. This is all of the 
operational principle of a vMOS transistor. The principle 
is extremely simple and involves nothing complicated or 
esoteric. Such simplicity in the device operation, how- 
ever, is critically important in designing more compli- 
cated circuits and in building more sophisticated systems 
using the device as a basic element. The detailed analysis 
of vMOS transistors as well as of elementary circuit blocks 
along with their experimental verification are presented in 
our previous paper [ 5 ] .  
One of the most basic circuit blocks to construct vMOS 
binary logic is a neuron circuit which is composed of a 
complementary vMOS inverter and an ordinary CMOS in- 
verter as shown in Fig. l(b). The circuit outputs 1 or 0 
depending on whether the weighted sum of all input sig- 
nals is larger than V&, (the inversion threshold of the 
vMOS inverter as seen from the floating gate) or not, re- 
spectively, thus representing the function of a neuron. A 
photomicrograph of a complementary vMOS inverter fab- 
ricated by a double-polysilicon CMOS process is shown 
in Fig. l(c). 
111. LOGIC CIRCUIT DESIGN USING FLOATING-GATE 
POTENTIAL DIAGRAM 
In this section, the design procedures of vMOS logic 
circuits are explained in detail taking exclusive-OR (XOR) 
and exclusive-NOR (XNOR) functions for two binary- 
signal inputs as examples. 
A .  Basic Circuit ConJguration 
The most fundamental configuration of a vMOS logic 
circuit is presented in Fig. 2. The circuit receives binary 
signals XI and X2 as the input and gives a binary signal 
output of VouT. This particular circuit given as an exam- 
ple represents XOR of XI and X,. The output stage of the 
circuit is a neuron circuit of Fig. l(b) being composed of 
a 3-input-gate complementary vMOS inverter and an or- 
dinary inverter. The input stage of the circuit is a com- 
plementary vMOS source-follower [5] which serves as a 
single-stage D/A converter. The circuit converts a 2-b bi- 
nary signal input, XI and X2, into a four-level analog sig- 
nal V, which we call a principal variable. The conversion 
relation for this circuit, which relates X I ,  X, to the prin- 
cipal variable V p ,  is indicated on the abscissa of Fig. 3(a). 
The operation of this circuit is briefly explained in the 
following. 
The floating-gate potential of the D/A converter circuit 
is determined as +F = (CIX, + c 2 X 2 ) / c T O T 3  where CI 
and C2 are the coupling capacitors of XI and X 2  gates, 
respectively, and designed as CI / C 2  = 1 /2. Therefore, 
+F is proportional to XI + 2X2, the analog value repre- 
sented by XI and X2. Since both the n-channel and p-chan- 
ne1 vMOS transistors in the circuit are made in a slight 
depletion mode, the circuit maintains an output voltage 
V p  by balancing the currents flowing in these two transis- 
tors. By equating the saturation-regime currents in these 
two devices, we obtain the relation 
JFR v ; n  + GP 
J K + l  
V p  = @F - 
where VFn( < 0), VFp( > 0) are the depletion-mode thresh- 
olds for n-vMOS and p-vMOS transistors as seen from the 
floating gate and P R  the ratio of n-vMOS to p-vMOS 
(see [ 5 ,  eq. (1 l)]). If it is designed, for instance, as OR = 
the above equation reduces to 
1 ,  IVFnl - V?p = V D D / 4 ,  and (c, + c 2 ) / c T o T  = 3/4,  
~p = <:XI + 1 x 2 )  vDD + vDD (2) 
where XI,  X, represent 1 or 0, yielding the conversion 
relation shown on the abscissa of Fig. 3(a). Here VDD de- 
notes the power supply voltage. The circuit can be de- 
scribed as an n-vMOS source-follower circuit utilizing p- 
vMOS as an active load. More detailed treatment of the 
circuit design and analysis including the substrate bias ef- 
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vMOS INVERTER 
2-BIT DIA CONVERTER NEURON CIRCUIT 
Fig. 2. Basic configuration of a vMOS binary-logic circuit, where the cir- 
cuit is designed to implement Exclusive-OR (XOR) of X,, X, as an exam- 
ple. Designed values of coupling capacitances are given in the figure, where 
yCToT represents Cl + C, + C,. 
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Fig. 3 .  (a) Floating-gate Potential Diagram (FPD) for the main vMOS in- 
verter in Fig. 2, representing XOR function for binary variables XI and X,. 
(b) FPD pattem representing Exclusive-NOR (XNOR) of X,, X,. The or- 
dinate scale on the right is used to determine the magnitude of coupling 
capacitances. 
fect will be described in a separate article. It should be 
noted here, however, that the D/A converter circuit can 
be removed without any major disadvantages as we will 
discuss in Part 11 of the paper. The only reason we retain 
the circuit here is that it is much easier to explain the 
principle of vMOS logic circuit operation including the 
D/A converter. 
The principal variable is connected to the principal gate, 
the gate having the largest coupling capacitance ( C , ) ,  of 
the vMOS inverter. The standard design for the principal 
gate is 
YCTOT c, = -
2 
where y is the floating-gate gain defined by 
(3) 
Therefore, YCTOT represents the subtotal of the input-gate 
coupling capacitances. The principal variable is also con- 
nected to inverter A (which we call a pre-input-gate in- 
verter) and its output is given to the second input gate of 
the vMOS inverter. This two-stage inverter configuration 
in which both inverter A and the vMOS inverter share the 
common input signal V ,  and the output of the former is 
linked to the input of the latter is the very essence of im- 
plementing binary-logic circuits using vMOS. Any vMOS 
logic circuit has the same basic configuration with varia- 
tions in the magnitude of coupling capacitances, the num- 
ber of pre-input-gate inverters, and the threshold voltage 
of the inverters. 
c, + c, + * * .  + c, 
CTOT 
Y =  
B. Floating-Gate Potential Diagram 
The on and off of a vMOS inverter, and accordingly the 
high ( V D D )  and low (0) outputs of the neuron circuit, re- 
spectively, are solely determined by the potential of the 
floating gate. Therefore, the circuit operation is under- 
stood in a very straightforward manner by analyzing the 
variation of +F as a function of other parameters such as 
the input voltages to the multiple input gates and the ca- 
pacitive coupling coefficients. 
In Fig. 3(a), 4Fof  the vMOS inverter in Fig. 2 is shown 
as a function of the principal variable, i.e., the input volt- 
age to the principal gate ( V ,  = V,).  Such representation 
is called a Floating-gate Potential Diagram (FPD), and is 
used very extensively in the design and analysis of vMOS 
circuits. When VI,  V,, V3 are all at V D D ,  $F takes the max- 
imum value of Y V D D ,  which specifies the upper limit of 
the ordinate in the FPD. The baseline represents the vari- 
ation of 4F when V,  = V3 = 0 and only the principal gate 
voltage is varied from 0 to VDD. The maximum is Y V D D / 2  
because c, = YCTOT/2. The inversion threshold V,*,, of 
the vMOS inverter as seen from the floating gate is set at 
the standard value of YVDD/2, which is indicated in the 
figure as the threshold line. The design techniques of such 
vMOS inverters are described in [5] (see [5, eq. 151). 
As is evident from the figure, V p  alone cannot upset the 
vMOS inverter. In order to turn on the vMOS inverter, 
the assistance of other signals V2,  V3 are essential. In the 
example shown in,Fig. 2, the inverter A has an inversion 
threshold of 3VDD/4. Therefore, its output is high ( V D D )  
for V ,  < 3VDD/4, and boosts the level of the baseline by 
3VDD/8 via capacitive coupling. For this purpose, the 
coupling capacitance C, is designed as 3ycTOT/8. How- 
ever, this bias is removed when the inverter turns on, i.e., 
when V p  > 3VDD/4. As a result, the overall variation of 
the floating-gate potential +F would be the one shown by 
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the bold line in the figure. The neuron circuit gets fired 
when the line surpasses the threshold line. Namely, the 
circuit gives an output of 1 when either XI or X2 is 1 and 
the other is 0. This is nothing more than the realization 
of XOR function. 
XNOR function can be also realized using the same cir- 
cuit configuration if V,  is set at V D D  and the inverter A 
threshold is changed to VDD/4. The FPD for this case is 
given in Fig. 3(b). The fixed bias VDD supplied to gate 3 
boosts the level of the baseline by yVDD/8. And the in- 
verter A further increases +F by 3VDD/8 until V,  reaches 
its threshold VDD/4. Thus the function of XNOR is real- 
ized. By assigning proper values to VIA (the inversion 
threshold of the inverter A)  and the coupling capacitances 
C,, C,, we can arbitrarily select the places where 1 ap- 
pears as a function of Vp,  that is, we can generate any 
logic functions using the same circuit configuration. 
It is convenient to use the ordinate scale of FPD to de- 
termine the magnitude of capacitance coupling coeffi- 
cients. If the upper limit of FPD (7VDD) is read as 7 C T o T  
(the total of the all input-gate capacitances), the scale rep- 
resents the value of the capacitance. Therefore, the gen- 
eral design procedure goes as in the following. At first, 
draw an FPD pattern to represent the desired logic func- 
tion. Then the threshold of a pre-input-gate inverter (i.e., 
inverter A) and the values of coupling capacitances are 
determined from the abscissa and ordinate of the FPD, 
respectively. 
Some of the design examples are shown by FPD pat- 
terns in Fig. 4.  If gate 3 is removed in the circuit of Fig. 
2 and C2 is increased to y C T O T / 2 ,  for instance, the circuit 
represents a NAND function (Fig. 4(a)). Using this con- 
figuration, the NOR function is obtained by making VIA 
= v D D / 4  (Fig. 4(b)). AND and OR functions can be re- 
alized much more simply (Fig. 4(c) and (d)). 
From the examples shown above, it is evident that any 
binary-logic function can be generated using the basic 
configuration given in Fig. 2. It should be noted that the 
circuit also represents a so-called universal literal func- 
tion in the terminology of multiple-valued logic system 
[8] if the principal variable V p  is regarded as a four-valued 
variable. The single-stage D/A converter in the input stage 
translates the combination of binary input signals into a 
single multivalued variable V,. 
C .  Threshold Voltage Adjustment 
The essence of assigning a specific logic function to the 
circuit is the selection of coupling capacitances and the 
inversion threshold of the pre-input-gate inverter. The 
magnitude of the capacitance can be specified, for in- 
stance, by designing the poly-2 (input gate) pattern to 
poly-1 (floating gate) pattern overlap in the case of a dou- 
ble polysilicon process. On the other hand, the adjustment 
of threshold voltages is usually done by the ion implan- 
tation of dopants to channel regions. However, specifying 
many kinds of threshold voltages complicates the fabri- 
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Fig. 4. FPD patterns representing: (a) NAND; (b) NOR; (c) AND; 
(d) OR. 
c, =c2=;YcTo, VI, 
(a) (b) 
Fig. 5 .  (a) Complementary vMOS inverter with two input terminals: V,,  
(signal input terminal) and VA (control-signal terminal). The inversion volt- 
age as seen from V, ,  is given by V,, - VA. (b) FPD representation of the 
circuit in (a). 
dow because each threshold voltage must be adjusted to 
the specified value simultaneously. However, such 
threshold voltage adjustment is very simply done by using 
the concept of variable threshold transistor or inverter (see 
[5, Sections 11-A and 11-C]). 
Fig. 5(a) shows a complementary vMOS inverter with 
two input gates of identical capacitances, and its FPD is 
shown in Fig. 5(b), where the abscissa represents VIN, the 
input voltage to the inverter. As is evident from the fig- 
ure, the magnitude of the boost to the baseline is half of 
y VA and the apparent inversion threshold as seen from gate 
1 is given by 
V I A  V D D  - V A .  (4) 
Therefore, the threshold voltage adjustment in individual 
inverters can be done by applying a constant dc bias volt- 
age to the other input gate, while using inverters with all 
identical inversion threshold voltages. A dc bias can be 
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Fig. 6.  (a) C-uMOS inverter whose inversion threshold is determined by 
the capacitance ratio of C,/C,. (b) Corresponding FPD representation. 
generated, for instance, by the resistance division of the 
supply voltage VDD. However, in order to avoid the in- 
crease in power dissipation and to guarantee the accuracy 
of dc voltage levels, threshold adjustment should be done 
as shown in Fig. 6 ,  where the threshold is determined by 
the ratio of Cz/C3; therefore, by the design of the patterns 
of 2 and 3.  If the ratio C2/C3 is taken as 2 /1 ,  for in- 
stance, the threshold voltage can be defined by 2-b binary 
variables given to these two gates. 
IV. SOFT HARDWARE LOGIC CIRCUIT 
It has been demonstrated that any logic functions can 
be generated using the common circuit configuration of 
Fig. 2 by the selection of a pre-input-gate inverter thresh- 
old, the magnitude of coupling capacitances (Cz, C3),  and 
a constant dc bias (0 or VDD) given to gate 3 .  If these 
parameters are made variable by external control signals, 
we can construct a circuit which changes its logic function 
upon request. This is the circuit of a new concept which 
we call a “Soft Hardware Logic (SHL) ” Circuit. An ex- 
ample of a 2-input-variable SHL circuit is given in Fig. 
7. 
Since variable threshold inverters with configuration of 
Fig. 5(a) are used as pre-input-gate inverters A,  B ,  and C, 
their inversion thresholds are determined by external sig- 
nals V,, V,, and V,, respectively, according to (4). C2 = 
(=3yCToT/8) in Fig. 2 was replaced by two separate ca- 
pacitances of C2 = 2yCTOT/8 and C3 = ~ C T O T / ~  in the
present circuit, and the effective coupling capacitance is 
changed by the combination of these elemental capaci- 
tors. 
The circuit operation is very easily understood in terms 
of FPD. If control signals are selected as V, = V, = 
VDD/4 and Vc = VDD, the pre-input-gate inverter thresh- 
olds are determined as V ,  = VIB = 3‘v,D/4 and V,, = 
0. Accordingly, V, and V3 are high (VDD) until Vp reaches 
3VDD/4, and V4 is low (0) for all Vp’s. As a result, we 
obtain a FPD pattem identical to that in Fig. 3(a) for the 
4-input-gate vMOS inverter in Fig. 7, thus realizing XOR 
function. It is obvious that we can obtain a FPD pattern 






2 BIT DIA 
CONVERTER 
Fig. 7.  Sofr Hardware Logic (SHL) Circuit which can represent all 16 
Boolean functions for two-input variables X,,  X, by adjusting extemal sig- 
nals V,,, V,, Vc. 
1% - 
C B A  
GND 
Fig. 8 .  An example of pattem layout for the SHL Circuit shown in Fig. 7 .  
The length scale is indicated using the minimum feature size a .  Experi- 
mental results given in Fig. 9 were obtained from a test circuit employing 
a safety design rule of a = 3 pm. 
3VDD/4 and V ,  = 0. As a matter of fact, the Soft Hard- 
ware Logic (SHL) Circuit shown in Fig. 7 can represent 
all possible 16 Boolean logic functions for two binary- 
signal inputs by the combination of extemal control sig- 
nals. 
Fig. 8 shows an example of pattern layout for the SHL 
circuit shown in Fig. 7 which was designed based on a 
double-polysilicon CMOS process. The D/A converter at 
the input stage is not shown in the figure. The floating- 
gate gain y is designed as 0.9 assuming the interpoly- 
oxide thickness to gate oxide thickness ratio of 1.5. The 
poly-1 to poly-2 coupling area was placed over the well 
boundary region. Various test circuits were fabricated by 
a typical double-polysilicon CMOS process and the cir- 
cuit operation was tested. Fig. 9 demonstrates the exam- 
ples of measurement results where the circuit output 
(V,,,) is shown as a function of the analog input signal 
Vp. The circuit behaves exactly as expected, representing 
AND, OR, XOR, XNOR, and INHIBIT (“0010”) func- 
tions. The FPD patterns for the respective functions are 
also given in the figure. More extensive experimental 
analysis of the circuit operation along with the fabrication 
process details will be reported in a separate article. 
In order to specify the functional form in an SHL Cir- 
cuit, three four-valued variables must be assigned for V,, 
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Fig. 9.  Measured output characteristics of the SHL Circuit given in Fig. 7 
shown as a function of Vp, AND, OR, XOR, XNOR, and INHIBIT func- 
tions are shown as examples along with their corresponding FPD patterns. 
V,, and V,. On the other hand, it is also possible to spec- 
ify the function by binary signals as is discussed in ref- 
erence to Fig. 6.  Then 6-b binary variables are utilized to 
specify the 16 functional forms. However, this is redun- 
dant. We have also developed a nonredundant SHL Cir- 
cuit in which the 16 functional forms are specified by just 
4-b binary variables. 
V.  CONCLUSIONS 
The principles of vMOS binary-logic circuit design have 
been described in detail and the circuit operation has been 
verified by test circuits fabricated by a double-polysilicon 
CMOS process. The design procedures have been made 
very simple and straightforward by the introduction of a 
graphical technique called Floating-gate Potential Dia- 
gram, in which the potential variation of the floating gate 
in the main logic-determining vMOS inverter is indicated 
as a function of input variables. A circuit of a new concept 
called Soft Hardware Logic Circuit has been developed. 
The circuit can represent any logic functions such as 
AND, OR, NAND, NOR, Exclusive-NOR, Exclu- 
sive-OR, INHIBIT, etc., by adjusting external control 
signals without any modifications in its hardware config- 
uration. This circuit concept is really attractive in build- 
ing more intelligent systems because it allows us to con- 
struct real-time reconfigurable systems. It is also possible 
to develop a highly flexible ASIC chip in which an SHL 
Circuit is utilized as a versatile elemental logic cell rep- 
‘The idea of nonredundant Sop Hardware Logic Circuirs is proposed by 
K. Kotani and the circuit configuration will be presented in our later pub- 
lication. 
resenting any functional forms. The chip function is cre- 
ated using metal masks by giving either the power supply 
voltage VDD or the ground potential Vss to each threshold 
setting node in pre-input-gate inverters. In Part I1 of the 
paper, we will deal with more practical issues such as the 
techniques of simplifying the circuit configuration and ap- 
plication to practical circuits like full adders and flash 
A/D converters. The speed performance and noise mar- 
gins of vMOS circuits will also be discussed in Part 11. 
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